Abstract-Transient and endurance mechanisms in highperformance embedded non-volatile memory flash devices are investigated in detail. An extraction methodology combining measurements on equivalent transistors and flash cells is proposed to discriminate the effects of defects on program/erase (P/E) efficiencies and on DC characteristics. A semi-analytical multiphonon-assisted charge trapping model is used to investigate the role and the impact of trapped charges on channel hotelectron injection and Fowler-Nordheim efficiencies, threshold voltage variations and endurance characteristics.
I. INTRODUCTION AND OBJECTIVES
The improvements of program and erase (P/E) efficiencies in embedded non-volatile random-access memory (eNVRAM) flash cells in deep-submicron technologies are leading to significant challenges to be faced to preserve device endurance and retention. Indeed, aggressive and degrading techniques are used for injecting/removing the stored charge. Nevertheless, the channel hot elecron injection (CHEI) mechanism remains the preferred approach for embedded applications where programming speed is a priority. Therefore, understanding the physical aspects underlying these processes is required by technology development engineers, optimizing the technology process, as well as IC designers, focusing on worst-case analysis after device aging. Measurement extraction and modeling techniques are thus important to understand the role of key process parameters on transient performance and endurance.
Compact and analytical models of eNVRAM devices used in industry do not usually consider the physical mechanisms involved during the P/E of a flash memory cell. In particular, only read conditions are analyzed using simplified MOS models, where the threshold voltage V th of the device is changed according to the state of the cell (programmed/erased) [1] . This excessive simplification represents a major limitation for IC designers, requiring an accurate estimation of the programming current and of the influence of soft-programming disturbs on the stored charge. Additionally, analytical models for simulating flash transient mechanisms are usually decoupled from the DC model of the device and oversimplified to facilitate parameter extraction, but compromising scalability [2] . These models are not suitable for worst-case analysis after device aging, and a direct estimation of the degradation of the characteristics is difficult to achieve.
In this work, an extraction methodology to decouple the effects of device degradation on endurance has been validated using a fully comprehensive model for flash devices with transient and device aging capabilities. The semi-analytical model is based on a multiphonon-assisted charge trapping approach and it has been used for the physical understanding of endurance. The endurance extraction methodology based on transient measurements is described. Its application to different process splits has been shown and correlation with process variation is illustrated. The generation and the effects of interface traps on transient mechanisms are investigated using the proposed model.
II. DEVICE INTEGRATION AND CHARACTERIZATION
Small memory matrices of flash devices in NOR configuration have been integrated and characterized in a high performance 65nm derivative technology, using process variations on tunnel oxide (TOX) formation and implant of the low-doped drain (LDD) region. The considered structure is a single Flash cell with terminals D (drain), S (source), B (bulk), C (control gate) and F (floating gate).
DC, transient and endurance characteristics are measured; Fowler-Nordheim (FN) tunneling and CHEI have been adopted to erase and program the device, respectively. A progressive sequence of P/E and read operations is used to measure the V th dynamics during the operation. Additionally, programming by FN is considered for degradation studies. In this work, V th corresponds to the control gate voltage V CB needed to achieve a cell current of 8µA with a drain voltage of 0.7V.
Endurance characteristics are obtained through the measurement of the V th of the cell in erased and programmed states (V E th and V P th , respectively) after a high number of P/E cycles. Dummy equivalent-transistors are characterized in DC using the configuration also valid for flash; these devices are investigated applying the same electrical conditions that the flash experiences. Eventually, the approximated floating-gate voltage V F has been calculated from the control gate bias V CB using the proposed model and applied to the gate of the device to stress the TOX. Figure 1 shows an overview of the modeling blocks implemented in the semi-analytical model for simulating flash devices. This method is based on a charge sheet analytical model (CSM [3] ) for DC analysis, the Tsu-Esaki numerical approach for tunneling mechanisms [4] , and a physical nonlocal model for CHEI [5] . A numerical multiphonon-assisted trapping model inspired on a rigorous quantum mechanical approach [6] is included to simulate the effects of interface traps on the electrostatics [7] . Fig. 1 . Building blocks of the proposed semi-analytical model for flash devices. The model is built around a charge sheet analytical model (CSM) [3] including: a fully scalable physical compact model for C CF for 3D fringing effects [8] , a charge balance equation solver to calculate the floating gate voltage V F [9], a non-local model for CHEI [5] and the Tsu-Esaki model for the calculation of the injected/tunneling charge Q inj [4] , a multiphononassisted numerical trapping model following [7] . The latter is adopted to determine the total trapped charge density ρ if T at the tunnel oxide interface with a multiphonon-assisted approach [7] .
III. MODEL DESCRIPTION AND VALIDATION
Transient mechanisms in flash devices have been studied after fabrication to show the model prediction in both erase and program nominal conditions. Figure 2 (a) compares simulation results with measurements of the dynamics of the erase by FN tunneling. A sequence of erase pulses (V CB from -16.5V to -18V) is applied to the control gate and the V th of the cell is measured after each pulse. The same operation has been also performed for programming the cell using CHEI (drain pulse V D = 4.2 V; t r = 50ns; t f = 50ns; t P W = 200ns -control gate at a constant V CB = 7V and 8V) (Figure 2 Simulation results (lines) compared to transient measurements (symbols). In (a) the threshold voltage of the device is decreased by applying a progressive series of erase pulses of magnitude ranging from -16.5V to -18V, and sensing the V th after each pulse. In (b), V th increases upon the application of program pulses on the drain terminal. Both models are scalable and offer good bias dependency.
IV. DEGRADATION AND ENDURANCE CHARACTERIZATION
When cycling the device, the tunnel oxide is subject to FN electrical stress during erase and CHEI stress during program. Figure 3 (a) shows the effects of electrical stress during cycling, inducing a modification of the V th window,
th . Both FN/FN and CHEI/FN P/E operations are characterized and reproduced using the described methodology. In the former case, the cell is programmed and erased by FN operation (program: pulse width 10ms; V CB = 18.9V -erase: pulse width 1ms -V CB = −17.65V ) and the V th is measured after P/E operations. Two effects can be identified in this configuration: (a) both the V E th and V P th increase, (b) the increase of V P th is less pronounced than V E th (thus W decreases). In the latter case, the endurance characterization has been performed by cycling the cell with CHEI for programming and FN for erasing. Two phenomena are identified also in this case: (a) V E th increases due to the progressive filling of interface traps delaying inversion; (b) V P th initially decreases, inducing the closure of the window after moderate cycling, and then recovers. 
V. PHYSICAL INTERPRETATION AND EXTRACTION
Border and interface defects traps attributed to the generation of sp 3 Si dangling bonds (P b centers [10] ) are created when the oxide layer is electrically stressed, such as during cell cycling. The amphoteric nature of P b centers, being able to capture or emit an electron (+/0/-), cause performance reduction in CMOS devices, V th shift, g m reduction, subthreshold slope degradation, P/E efficiency reduction [11] . Additionally, fixed negative charges are stacked in the oxide layer causing an additional permanent shift of the characteristics. Figures 4(a-b) show the simulated and measured I DS /V C curves as cycling increases: the gradual filling of defects by electrons in degraded devices induces a negative charge close to the interface and retards inversion. As a consequence, V th increases of a quantity ∆V R th ∆V R th (n cycles ) = V th (t R , n cycles ) − V th (t R , 0)
where t R is a time chosen such that the initial state of the device does not affect the dynamics; n cycles is the total number of P/E cycles. Also the subthreshold slope is degraded and the g m is reduced. The model reproduces well this behavior. The influence of degradation on erase mechanisms is analyzed in Figure 5 (a): ∆V R th affects the V th vs. erase time measurements due to trap filling in inversion. This contribution taken at t R = 0.2ms has been removed by vertically shifting all the curves (inset of Figure 5(b) ).
The erase efficiency degradation, corresponding to the threshold voltage ∆V
Eef f th
, can be identified as the variation of slope in the latter plot. A quantifiable estimation of this degradation is given by:
∆V
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(2) which represents the threshold voltage that cannot be restored when erasing the degraded cells for a given erase time t E =1ms. The erase efficiency degradation is thus very limited with respect to the effect of filled traps ∆V R th on the electrostatics. Indeed, the ∆V R th vs. cycles curve on Figure 5(b) shows that the apparent erase performance degradation, i.e. the V E th increase in Figure 3(a) , only corresponds to a change of the device electrostatics due to traps filling. Due to the contribution of traps filling, the initial state of the cell is not the same and thus measurements need to be aligned by subtracting ∆V R th (n cycles ) (inset of (b)). ∆V R th (n cycles ) can also be extracted from DC measurements in Figure 4(b) . The inset shows how erase efficiency is minimally affected by degradation (identical slope of the curves). (b) ∆V R th vs. n cycles following the trend of the window baseline.
The same extraction has been performed in program conditions ( Figure 6 ). In this case, the cell has been previously overerased to exhibit the full transient dynamics. Figure 6(a) shows raw transient measurements before data processing; in the inset of (b), the ∆V R th contribution is removed so that the initial charge on the floating gate be the same for all the stress/cycling conditions. In the inset of (a), the V th − ∆V that cannot be restored after a given arbitrary program time t P = 4µs:
The program efficiency is thus sensibly affected by device degradation after stress and plays an important role on the window dynamics. The physical interpretation of the P/E efficiency degradation is illustrated in Figure 7 , where a Poisson-Schroedinger simulator including a multiphonon-assisted trapping model [7] has been used to evaluate the band structure, the electrostatics and the tunneling current through TOX. Figure 7 shows the difference of band structure and gate current, in inversion/programming regime (V CB ≥ 10V) for an erased cell when acceptor like (0/-) traps are taken into account. The presence of trapped charges delays inversion and strongly reduces the tunneling current, causing program efficiency degradation in both FN and CHEI regimes. As the CHEI current is also dependent on the channel current I DS , the CHEI efficiency is more sensitive to degradation. The semi-analytical model has been used to confirm experimental results of P/E performance degradation. Figure 8 shows the effects of the trap concentration in the oxide for FN and CHEI program transient operations, respectively. Finally, 3D TCAD simulations have been performed taking into account realistic dopant profiles in the cell using a commercial modeling tool [12] , to study degradation phenomena and identify the defect localization. e − tunneling in FN regime is concentrated on the floating-gate area overlapping with the substrate side wall near the overetched region of the STI edge (divot - Figure 9 (a)), while CHE injection mainly occurs from the Lightly Doped Drain region (LDD - Figure 9(b) ). In both cases, uniform Gaussian trap distributions along the channel are placed at the Si/SiO 2 interface. In (a), the gain is reduced due to the presence of interface traps decreasing the channel current, the electron distribution and consequently the injection current. In (b), trap filling causes inversion to be delayed, reducing the tunneling current. Fig. 9 . 3D TCAD simulations to identify the points subject to high electrical stress during in accumulation/erase (a) and inversion/program (b). In the former case the current flows through the floating gate divot region. In the latter case, the current is concentrated in the LDD region where electrical field and injection are higher. Darker areas identify regions with higher current densities.
The proposed extraction method can be applied to the physical understanding of endurance characteristics: several process splits are considered, showing a large spread in W . Figures 10(a-b) group the results of process variations where the LDD implant characteristics are varied, while Figures 10(cd) show the results of devices, where the oxide formation process is varied. The window W variations and the baseline trends for both the subsets are presented in Figure 10 (bd). Figure 11 shows the correlation between the V th of the dummy device (V T REQ th ) after 100s stress in both FN and CHEI and the cell window after 200k cycles. The tendencies evidence both the correlation between LDD splits and CHEI degradation, and TOX splits and erase efficiency.
VI. CONCLUSION AND PERSPECTIVES
Transient and endurance characteristics in embedded flash memory devices have been characterized and modeled using a physical extraction methodology and a novel semi-analytical approach. The proposed model enables to study the effects of electrical stress and the role of border traps on the device electrostatics and transient characteristics. The role of traps and their impact on DC characteristics and P/E efficiency has been decoupled and the extraction methodology applied for endurance analysis. The model can be adopted by technology development teams, studying the impact of structure morphology and process variations, as well as by IC designers, engineering the decoding and voltage multiplying circuits to achieve the final product performances.
